A new approach for testing the bistable elements (latches and flip-flops) 
Introduction
Scan was introduced to overcome the difficulties of sequential test generation [I] , [2] . The basic idea of scan is to allow easy access to the flip-flops in the design so that test patterns can be applied directly to the inputs of the. internal combinational logic, and the outputs of the internal combinational logic can be "captured" by the bistable elements and scanned to the primary output for comparison with expected values. This makes it possible to use combinational circuit test generation algorithms on sequential circuits.
A difficulty with scan based methods is that they do not address faults within the bistable elements. [3] , [4] and [5] showed that tests for stuck-at faults at flip-flop inputs and outputs miss many internal faults. Simulation results presented in this paper confirm these results. The three bit binary counter shown in Fig. 1-1 was used in our simulations. We found 37 faults that were not detected by a traditional test (this test detected 100% of input and output stuck-at faults on the combinational gates as well as the flip-flops, and included a flush test of 01100 throughout the scan chain), but affect the normal operation of the counter.
* Samy is currently with Cirrus Logic Inc. Our test is based on checking experiments. A checking experiment is a sequence of inputs that, when applied to a circuit, gives different outputs than any other circuit with the same input, outputs, and same number of or fewer states [6] . The main advantage of a checkmg experiment approach over other methods (such as stuck-at ATPG) is that it is independent of the fault model, and will detect any defect that does not increase the number of states in the circuit. The main problem with checking experiments is that the number of test patterns can be very large, making it impractical for large circuits. However, we use a checking experiment only for the bistable elements. We show that such tests are comparable in size to stuck-at tests, indicating that they are practical for large circuits. We presented some early results of this work in [7] . That paper described a technique for finding tests for scan chain latches, but cannot be used for flip-flops. The technique described here applies to both flip-flops and latches. Another important difference is that here we implemented our algorithm and generated tests fol-all the ISCAS-89 circuits [8] . The test lengths of our tests were comparable with stuck-at test lengths.
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In Section 2, we describe the basis of our algorithm, and in Section 3, we describe an implementation of our algorithm.
In Section 4, we present the fault simulation results for a single MD flip-flop. The simulations include test patterns for stuck-at faults and checking experiment based test patterns. The results indicate that there are many faults missed by the stuckat test. In the same section, we present test generation results for all the ISCAS-89 benchmark circuits [8] .
The number of test patterns is compared with traditional stuck-at patterns. Results indicate that the number of test patterns from our program increase at the same rate as stuck-at patterns. This implies that they are practical for large circuits.
The rest of this paper is divided as follows.
Checking Experiments for Bistable Elements
Flip-flops can have many flow tables, but there is only one primitive flow table (barring isomorphism) for each flip-flop type [9] . Therefore Given the primitive flow table of a bistable element, we can easily derive a checking experiment for the bistable element. However, if a bistable element is embedded inside a circuit, we need to find a way to get the checking experiment from primary inputs to the bistable element, and to observe the output of the bistable element under test from the primary output.
This may be very difficult or impossible to do. Also, there are many possible checking experiments. Fig. 2-1 shows a small circuit with three flip-flops. We will show how to generate a clhecking experiment for the shaded MD flip-flop (F3 ) . Instead of trying to apply a complete checking experiment directly from primary inputs, we use a divide-and-conquer approach.
SDI -
Every checking experiment must identify all the stable and unstable states in its primitive flow table. For each of these states a sequence of inpuls must be applied to the bistable element under test, and the output of the bistable must be observed at a primary output. An example of such an input sequence for an MD flip-flop is shown in Fig. 2-2 . We can use the scan chain to supply a test pattern that would set the inputs and output of the flip-flop under test to the initial values (d=O, s=l, and q=1). The method for finding a test pattern that would set d=O, s=l, and q=l is similar to combinational ATPG. In our example, the test pattern would be Xi = 0 and y2 = yg = 1 would set d, s and q to the desired values (see Fig. 2-3 ). After applying C = 010, d and s will depend on the new values in F1 and F2. Thus, the test pattern we use must preserve s = 0 and d = 0 after the clock pulse. In our example, this can be done with the test pattern Xi = 0 and y1 = y2 = yg = 1 (see Fig. 2-4) . The difference between this and the earlier test pattern is that y1 is set to 1, so that after the clock pulse y2 is still 1. This analysis is similar to sequential ATPG because more than one time frame is considered, i.e. we consider the values on the flip-flop before and after the clock pulse. Since we had only one pulse on C, we have to deal with only two time frames. This makes the problem much easier than sequential ATPG. In the above example, we had T = 1, and applying a pulse on C caused the scan chain to shift once. Thus the operation of generating a test pattern for such a sequence is called a shift operation. Other required sequences need other types of operations. These elementary operations are summarized in Table 2 -1. The first two elementary operations are used with sequences for which there is no pulse on the clock. The third (the one we showed in the example) and fourth are used with sequences in which there is a pulse on the clock. The last elementary operation is used in conjunction with the other elementary operations when the next flip-flop in the scan chain cannot "capture" the output of the flip-flop under test.
Elementary operations can be used to generate test patterns for all the required input sequences [ 101. Therefore, we can define an algorithm for generating test patterns for the bistable elements using the algorithm in 
Implementation
We implemented our algorithm by modifying an existing stuck-at ATPG program in SIS [ 111. This was done by first creating elementary functions and then using the elementary functions to write procedures for the four different bistable element types used in the scan chain archtectures.
As with most ATPG programs, this program reads a gate level description of the circuit. However, unlike most ATPG programs, the output is not simply a file with test patterns, but rather a set of files with test patterns. The number of test pattern files depends on the scan architecture used. Each file of patterns corresponds to a different type of sequence that has different timing on the clock and control inputs. Details can be found in [lo].
ATPG Results
The effectiveness of a test can be measured by the number of defects it can detect. Even though the stuckat models are often used for fault simulation, we use the more accurate (for CMOS circuits) Crosscheck fault models, [12] In CMOS, there are some faults whose presence does not change the functionality of the host circuit. Some of these cannot be detected (and thus are untestable or redundant). Others that cannot be detected by a Boolean voltage test (since the circuit functionality is correct) can, nevertheless, be discovered by a current test or a delay test [15] . The simulations reported here record whether tests caused excessive supply current (IDDQ) or incorrect outputs. The current limit for IDDQ testing is often determined experimentally, by plotting the values of many good and bad die, and selecting an appropriate threshold that would detect as many faulty circuits as possible without discarding many good ones [I61 and [17]. For our simulations, the current limit is determined by plotting the maximum observed current for each fault, and selecting an appropriate threshold from the graph.
In Section 4.1, we present simulation results for an MD flip-flop, comparing traditional tests with checking experiment based tests. In Section 4.2, we present ATPG results for all the ISCAS 89 circuits. We compare the length of our tests with the length of traditional stuck-at tests. The test lengths increase at the same rate, indicating that not many more test patterns are needed for large circuits.
MD Flip-Flop Fault Simulation.
Four different tests for the MD flip-flop were simulated using HSpice. The first test, a traditional test, is based on scanning in and out the 01100 test pattern, and test patterns that would detect stuck-at 0 and stuck-at 1 faults on the D input of the flip-flop. The second test is a pin fault test set, which targets stuck-at faults on the input and output of the MD flip-flop. The other two tests are a checking experiment for the MD flip-flop and a checking experiment for the MD-latch in a scan chain [IO] . The flilp-flop implementation used for the simulation is shown in Fig. 4 .1-1. This implementation is selected because it is a commonly used structure. The results of the simulations are shown in Table  4 .1-1. From the table, there are 19 faults that were not detected by the checking experiment. These faults are shown graphically in Fig. 4.1-2 . The table also shows that the pin fault test misses ten faults that are detected by the checking experiment. These faults are shown in The faults missed by the checking experiment fall into two groups. The first group of faults missed by the checking experiment is the stuck-open faults on the transmission gates. These faults, though undetectable, could add a delay to the circuit, and will thus behave as delay faults. A test pattern that would detect a path delay fault to the input of the flip-flop may be able to detect these faults. The other group of faults missed by the chechng experiment, the stuck-ons and shortedinterconnects, will turn the master or slave latch into a dynamic latch. Since a dynamic latch cannot guarantee holding its value for a very long time, then loading a value and waiting a long time may change the value in the flip-flop and the fault would bje detected. Thus a very slow test (data retention test) is needed for these faults.
The 
Circuits Using MD Flip-Flop
One practical concern with testing chips is the size of the test being applied. To address this issue, we generated test patterns for the ISCAS 89 benchmark circuits for all four architectures, and compared them to the stuck-at test lengths. Table 4 .2-4 shows the number of vectors for all the ISCAS 89 circuits for each architecture, and for the stuck-at tests.
The name of the ISCAS 89 circuits indicates the number of lines in the circuit. This is directly related to the size of the circuit. The number of test patterns for the LSSD architecture is always the smallest of our tests, and the number of test patterns for the MD flip-flop architecture is always the largest. S1488 S1494 S5378 Table 4 .2-5. The numbers in this table were calculated by dividing the number of test patterns for the bistable elements by the number of stuck-at test patterns. We use the number of patterns instead of the number of cycles, because most of the cycles in a test pattern are used to shift patterns in and out of the scan chain. This implies that one of our test patterns will take about the same time on the tester as a stuck-at pattern. Since the ratios do not show an increase with circuit size, we conclude that the size of our test will not be a problem with large circuits.
Conclusions
Wc prescntcd a new approach for testing bistable elements in digital circuits. Traditional approaches for testing bistable elements in a scan chain involve shifting in a sequence of zeroes and ones. We showed that this approach misses many faults in the circuit. These faults may affect normal circuit operation. Our new approach is based on checking experiments for the bistable elements. Checking experiments are used because they guarantee the detection of all faults that do not increase the number of states. Since a checking experiment makes no assumption about the circuit implementation, it is implementation independent. This is especially useful since designers often use different implementations of bistable elements to optimize their circuits for area and performance.
Our test was compared with the traditional test by performing fault simulation of some of the bistable elements. The results clearly indicate that there are faults that traditional tests miss that are detected by our new test. We also showed that the test size increases with circuit size by about the same rate as the test for stuck-at faults. In conclusion, tests based on checking experiments for latches and flip-flops are a thorough economic technique for testing the bistable elements of digital circuits.
